University of Limerick Institutional Repository

Discrete-time modelling and robust analysis of a buck converter

DSpace Repository

Show simple item record

dc.contributor.author Iordanov, Petar
dc.contributor.author Halton, Mark
dc.date.accessioned 2017-10-18T08:17:21Z
dc.date.available 2017-10-18T08:17:21Z
dc.date.issued 2012
dc.identifier.uri http://hdl.handle.net/10344/6168
dc.description peer-reviewed en_US
dc.description.abstract A discrete-time state-space representation of a Buck converter is presented. This analytical state-space model provides explicit insight on how circuit parameters influence the stability and transient performance for this converter type. Variations in the power rail components and parasitic resistances are accommodated, which are typically neglected in compensator synthesis for switched mode power supplies. With this representation, robust stability and feedback performance can be readily assessed. Moreover, the model can be employed directly for the design of digital robust compensators, and it provides a basis for the development of compensators in analytical form rather than the use of numerical discretisation techniques.    en_US
dc.language.iso eng en_US
dc.publisher Elsevier en_US
dc.relation.ispartofseries IFAC Proceedings Volumes;45 (13), pp. 647-652
dc.relation.uri https://doi.org/10.3182/20120620-3-DK-2025.00023
dc.rights This is the author’s version of a work that was accepted for publication in IFAC Proceedings Volumes. Changes resulting from the publishing process, such as peer review, editing, corrections, structural formatting, and other quality control mechanisms may not be reflected in this document. Changes may have been made to this work since it was submitted for publication. A definitive version was subsequently published in IFAC Proceedings Volumes, 2012, 45 (13), pp. 647-652, https://doi.org/10.3182/20120620-3-DK-2025.00023 en_US
dc.subject structured singular value en_US
dc.subject robust control en_US
dc.subject discrete-time en_US
dc.subject buck converter en_US
dc.subject SMPS en_US
dc.title Discrete-time modelling and robust analysis of a buck converter en_US
dc.type info:eu-repo/semantics/conferenceObject en_US
dc.type.supercollection all_ul_research en_US
dc.type.supercollection ul_published_reviewed en_US
dc.date.updated 2017-10-18T08:08:18Z
dc.description.version ACCEPTED
dc.identifier.doi 10.3182/20120620-3-DK-2025.00023
dc.rights.accessrights info:eu-repo/semantics/openAccess en_US
dc.internal.rssid 1385592
dc.internal.copyrightchecked Yes
dc.description.status peer-reviewed


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search ULIR


Browse

My Account

Statistics