University of Limerick Institutional Repository

Development and implementation of a platform for the performance characterisation of a 12-bit 25Msps SAR ADC

DSpace Repository

Show simple item record

dc.contributor.advisor MacNamee, Ciaran
dc.contributor.advisor Scanlan, Tony
dc.contributor.author Egan, Maurice
dc.date.accessioned 2015-09-25T13:28:42Z
dc.date.available 2015-09-25T13:28:42Z
dc.date.issued 2015
dc.identifier.uri http://hdl.handle.net/10344/4664
dc.description peer-reviewed en_US
dc.description.abstract A measurement platform to characterise the performance of integrated circuits is a critical component in the development of integrated circuit technologies. In the case of this work, the integrated circuit is a 12-bit, 25Msps SAR ADC, fabricated on 65nm CMOS. The ADC integrates an on-chip background digital calibration scheme based on a correlation methodology, correcting for capacitor mismatch. The novel aspect of the ADC is untrimmed ENOB performance of 11-bits at a sample rate of 25Msps for a converter fabricated on a 65nm CMOS process. A measurement platform is developed and implemented, operating at a performance level surpassing that of the ADC, ensuring accurate measurement of the ADC performance parameters, both static and dynamic. The measurement platform consists of test & measurement equipment to power the ADC, apply stimulus to its input and acquire data from its output. A printed circuit board allows the ADC to interface to the measurement equipment. Control of the equipment and processing of the acquired data is implemented in the labview programming environment, allowing measurement automation of the performance parameters. The platform developed successfully characterised the performance of the ADC. The parameters characterised are Integral NonLinearity (INL) error, Differential NonLinearity (DNL) error, Spurious Free Dynamic Range (SFDR), SIgnal to Noise And Distortion (SINAD) and Effective Number Of Bits (ENOB). The platform also proved successful in debugging and verifying the operation of the on-chip calibration by correlation methodology. Proposed further work is the expansion of the platform into a flexible and configurable generalised characterisation platform, to be used in the characterisation of any given ADC. Included in this is the addition of an FPGA module, which would allow the development and real-time implementation of calibration algorithms. en_US
dc.language.iso eng en_US
dc.publisher University of Limerick en_US
dc.subject electronic circuits en_US
dc.subject performance en_US
dc.subject data en_US
dc.title Development and implementation of a platform for the performance characterisation of a 12-bit 25Msps SAR ADC en_US
dc.type info:eu-repo/semantics/masterThesis en_US
dc.type.supercollection all_ul_research en_US
dc.type.supercollection ul_published_reviewed en_US
dc.type.supercollection ul_theses_dissertations en_US
dc.rights.accessrights info:eu-repo/semantics/openAccess en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search ULIR


Browse

My Account

Statistics