University of Limerick Institutional Repository

A novel pole–zero compensation scheme using unbalanced differential pairs

DSpace Repository

Show simple item record Ryan, Adrian P. McCarthy, Oliver 2012-11-06T12:00:49Z 2012-11-06T12:00:49Z 2004
dc.description peer-reviewed en_US
dc.description.abstract The main problem in extending continuous-time filtering to higher frequencies is the sensitivity of high-frequency filters to analog integrator nonidealities such as finite dc gain and parasitic poles. The use of a cascode stage introduces internal nodes, and hence a nondominant pole, in the signal path. This has been overcome using a novel phase compensation scheme which does not require tuning of the compensating element, and is itself unaffected by tuning of the integrator’s unity-gain frequency or quality factor. The scheme is based upon a MOS version of the “multi-tanh principle” where the linear range of a transconductor is divided between at least two unbalanced differential pairs operating in parallel. The common-source node of an unbalanced differential pair is not ac ground and the associated pole–zero pair may be harnessed to cancel the parasitic pole introduced by the cascode stage. The feasibility of the proposed design was evaluated with the fabrication of a test-chip on a 0.25 m 2.5 V standard digital CMOS process. Measurements confirm that the group delay response is flat (± 2%) over a five octave frequency range (3.5–112 MHz or 0.058–1.87fc ). en_US
dc.language.iso eng en_US
dc.publisher IEEE Computer Society en_US
dc.relation.ispartofseries Circuits and Systems I: Regular Papers;51(2), pp. 309-318
dc.rights “© 2004 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. en_US
dc.subject Analog circuits en_US
dc.subject compensation en_US
dc.subject continuous time filters en_US
dc.subject differential amplifiers en_US
dc.title A novel pole–zero compensation scheme using unbalanced differential pairs en_US
dc.type info:eu-repo/semantics/article en_US
dc.type.supercollection all_ul_research en_US
dc.type.supercollection ul_published_reviewed en_US
dc.rights.accessrights info:eu-repo/semantics/openAccess en_US

Files in this item

This item appears in the following Collection(s)

Show simple item record

Search ULIR


My Account