University of Limerick Institutional Repository

Improving the performance of an FPGA based model design for sensor monitoring using PlanAhead tool

DSpace Repository

You will not be able to submit new items to the ULIR while we upgrade to the new research repository. If you wish to add items, or have any questions about the new system, please contact the ULIR administrator at We are sorry for any inconvenience.

Show simple item record Arshak, Khalil Jafer, Essa Ibala, Christian Serge 2011-07-21T09:28:06Z 2011-07-21T09:28:06Z 2006
dc.description peer-reviewed
dc.description.abstract The study in this paper is focused on the improvement of a Field Programmable Gate Arrays (FPGA) based design using a hierarchical analysis tool offered by XILINX PlanAhead'TM. During this work, PlanAhead software is used to address any problems on the physical side of our FPGA design flow in order to add more visibility and control. The target system is reading analog information recorded by a biomedical sensor in a transmitting unit attached to the patient. The recorded data is converted digitally using analog to digital converter (ADC) and sent to FSK transmitter through FPGA. Verilog HDL has been used to develop and implement the required functions of the FPGA, such as bus interfacing, data buffering, compression and framing. The system performance has been optimized using a recent comprehensive tool in order to reach and maintain the goals of the design. en_US
dc.description.sponsorship EI
dc.language.iso eng en_US
dc.publisher IEEE Computer Society en_US
dc.relation.ispartofseries Electronics Technology;
dc.rights ©2006 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works. en_US
dc.subject field programmable gate arrays
dc.subject sensors
dc.title Improving the performance of an FPGA based model design for sensor monitoring using PlanAhead tool en_US
dc.type Conference item en_US
dc.type.supercollection all_ul_research en_US
dc.type.supercollection ul_published_reviewed en_US
dc.type.restriction none en

Files in this item

This item appears in the following Collection(s)

Show simple item record

Search ULIR


My Account